Zhufei Chu, Professor, Ningbo Univ.

[Tools] [Tutorials] [Recent News] [About me] [Books] [Publications] [Professional Services] [Links] [Address]

E-Mail: chuzhufei@nbu.edu.cn
Phone:(+86 574)8760-9496

Research Interests:
Logic Synthesis, Physical Design, FPGA Synthesis, Emerging Nanotechnologies

Tools

  • ALSO: Adcanced Logic Synthesis and Optimization tool. [GitHub] [Gitee]. ★
  • stp: Semi-Tensor Product (STP) engine for Electronic Design Automation (EDA). [GitHub] [Gitee]. ★

    • Tutorials

  • The “Boolean Satisfiability Solving, State-of-the-Art” Tutorial organized by Ningbo University, The Chinese University of Hong Kong, and Institute of Software, Chinese Academy of Sciences is presented at ISEDA'24 on May 10th, 2024.
  • The “Logic Synthesis Tools and Techniques: Insights from Academia and Industry” Tutorial organized by Ningbo University and Giga Design Automation is presented at ISEDA'23 on May 8th, 2023. [handouts], [demo video].
  • An online turotial "Logic Synthesis, Optimization, and Verification" invited by Xidian University was presented on Apr. 25th, 2022.

    • Recent News

    About me

    Books

    Kaihui Tu, Xifan Tang, Cunxi Yu, Lana Josipovic, and Zhufei Chu, FPGA EDA : Design Principles and Implementation, Springer, Jan. 2024.

    Publications [Google Scholar] [DBLP] ORCID iD icon[orcid]

      2025

    1. Hongyang Pan, Keren Zhu, Fan Yang, Zhufei Chu and Xuan Zeng, "ELMap: Area-Driven LUT Mapping with k-LUT Network Exact Synthesis", DATE' 25, 2025 Design, Automation and Test in Europe Conference, Lyon, France, Mar. 2025.

      2. 2024

    2. Lei Chen, Yiqi Chen, Zhufei Chu, Wenji Fang, Tsung-Yi Ho, Yu Huang, Sadaf Khan, Min Li, Xingquan Li, Yun Liang, Yibo Lin, Jinwei Liu, Yi Liu, Guojie Luo, Zhengyuan Shi, Guangyu Sun, Dimitrios Tsaras, Runsheng Wang, Ziyi Wang, Xinming Wei, Zhiyao Xie, Qiang Xu, Chenhao Xue, Evangeline F.Y. Young, Bei Yu, Mingxuan Yuan, Haoyi Zhang, Zuodong Zhang, Yuxiang Zhao, Hui-Ling Zhen, Ziyang Zheng, Binwu Zhu, Keren Zhu, and Sunan Zou, " Large Circuit Models: Opportunities and Challenges ", Science China Information Sciences, Sep. 2024, 67(10): 200402.
    3. Jiaxiang Pan and Zhufei Chu, " Area-Aware Logic Mapping for MAGIC based In-Memory Computing", SMACD' 24, International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, July 2024, Volos, Greece. (EDA Competition Winner) ★
    4. Qiyu Yang, Zheng-Dong Luo, Fei Xiao, Junpeng Zhang, Dawei Zhang, Dongxin Tan, Xuetao Gan, Yan Liu, Zhufei Chu, Yinshui Xia, and Genquan Han, "Solid-state nonvolatile memories based on vdW heterostructure-based vertical-transport ferroelectric field-effect transistors", Science China Information Sciences, 67, 160405 (2024).
    5. Lei Chen, Yiqi Chen, Zhufei Chu, Wenji Fang, Tsung-Yi Ho, Yu Huang, Sadaf Khan, Min Li, Xingquan Li, Yun Liang, Yibo Lin, Jinwei Liu, Yi Liu, Guojie Luo, Zhengyuan Shi, Guangyu Sun, Dimitrios Tsaras, Runsheng Wang, Ziyi Wang, Xinming Wei, Zhiyao Xie, Qiang Xu, Chenhao Xue, Evangeline F.Y. Young, Bei Yu, Mingxuan Yuan, Haoyi Zhang, Zuodong Zhang, Yuxiang Zhao, Hui-Ling Zhen, Ziyang Zheng, Binwu Zhu, Keren Zhu, and Sunan Zou, "The Dawn of AI-Native EDA: Promises and Challenges of Large Circuit Models", arXiv preprint arXiv:2403.07257, Mar. 2024.
    6. 朱柏成，储著飞，潘鸿洋，王伦耀，夏银水，基于XMG的乘法器电路等价性验证算法，计算机辅助设计与图形学学报，2024, 36(3): 443-451.
    7. 赵子豪，储著飞, 王伦耀，夏银水，多级混合极性Reed-Muller逻辑电路功耗优化，计算机辅助设计与图形学学报，2024, 36(4): 615-624.
    8. Ming Yan, Guanghai Dong, Yong Xiao, Yun Shao, and Zhufei Chu, " Exact Synthesis and Inversion Optimization for RM3 based Logic-in-Memory", ISEDA' 24, IEEE International Symposium of EDA, May 2024, pp. 266-271, Xi'an, China.
    9. Zhang Hu, Chengyu Ma, and Zhufei Chu, " A Novel Structural Choices Generation Method for Logic Restructuring", ISEDA' 24, IEEE International Symposium of EDA, May 2024, pp. 306-311, Xi'an, China.
    10. Jun Zhu, Hongyang Pan, and Zhufei Chu, " Multiplication Complexity Optimization based on Quantified Boolean Formulas", ISEDA' 24, IEEE International Symposium of EDA, May 2024, pp. 332-336, Xi'an, China. (Honorable Mention Paper Award) ★
    11. Yuting Cai, Yue Wu, Xiaoyan Yang, and Zhufei Chu, " A Logic Optimization Method Using Reinforcement Learning", ISEDA' 24, IEEE International Symposium of EDA, May 2024, pp. 312-317, Xi'an, China.
    12. 储著飞, 马铖昱, 闫鸣, 潘家祥, 潘鸿洋, 王伦耀, 夏银水，"基于半张量积的逻辑综合研究进展"，电子与信息学报，2024, 在线发表.
    13. Huali Duan, Erping Li, Qinyi Huang, Da Li, Zhufei Chu, Jian Wang, and Wenchao Chen, "Investigation of thermal stress effects on subthreshold conduction in nanoscale p-FinFET from Multiphysics perspective". Journal of Applied Physics, Mar. 2024, 135(10).
    14. Tiancheng Li, Erping Li, Huali Duan, Zhufei Chu, Jian Wang, and Wenchao Chen, "Artificial neural network models for metal-ferroelectric-insulator-semiconductor ferroelectric tunnel junction memristor", Microelectronics Journal, Feb. 2024, Vol 144, 106083.
    15. Hongyang Pan, Yinshui Xia, Lunyao Wang, and Zhufei Chu, "Semi-Tensor Product Based Exact Synthesis for Logic Rewriting", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , TCAD, Apr. 2024, 43(4):1093-1106.
    16. Hongyang Pan, Ruibing Zhang, Yinshui Xia, Lunyao Wang, Fan Yang, Xuan Zeng, and Zhufei Chu, "A Semi-Tensor Product based Circuit Simulation for SAT-sweeping", DATE' 24, 2024 Design, Automation and Test in Europe Conference, Valencia, Spain, Mar. 2024.

      17. 2023

    17. Kunmei Hu and Zhufei Chu, "An Efficient Circuit-based SAT Solver and Its Application in Logic Equivalence Checking", Microelectronics Journal, Vol 142, 106005, Dec. 2023. 
    18. Zhengyuan Shi, Hongyang Pan, Sadaf Khan, Min Li, Yi Liu, Junhua Huang, Hui-Ling Zhen, Mingxuan Yuan, Zhufei Chu, Qiang Xu，"DeepGate2: Functionality-Aware Circuit Representation Learning"，ICCAD'23, 2023 International Conference on Computer-Aided Design, San Francisco, CA, USA, Nov. 2023.
    19. Hongyang Pan and Zhufei Chu, "A Semi-Tensor Product Based All Solutions Boolean Satisfiability Solver",Journal of Computer Science and Technology (JCST), 38(3):702-713, May 2023.
    20. Hongyang Pan and Zhufei Chu, "Exact Synthesis based on Semi-Tensor Product Circuit Solver", DATE' 23, 2023 Design, Automation and Test in Europe Conference, Antwerp, Belgium, Apr. 2023.
    21. Hongyang Pan, Ruibing Zhang, Yinshui Xia, Lunyao Wang, and Zhufei Chu, "Semi-Tensor Product based Circuit Simulation for SAT sweeping ", IWLS' 23, International Workshop on Logic & Synthesis, June 2023, Lausanne, Switzerland.
    22. Sen Liu, Hongyang Pan, Yinshui Xia, Lunyao Wang, and Zhufei Chu, "Multiplicative Complexity Optimization Based on Boolean-Difference Resubstitution", IWLS' 23, International Workshop on Logic & Synthesis, June 2023, Lausanne, Switzerland.
    23. 储著飞、洪庆辉、李冰、刘成、尹勋钊、岳金山、张吉良、卓成、李华伟，"存内计算研究进展与发展趋势"，2021-2022中国计算机科学技术发展报告(纸质版), 2023年5月, pp. 195-252.
    24. 张健、蔡少伟、陈振邦、贺飞、李占山、马菲菲、吴志林、钟卓炜、储著飞，"约束求解技术与应用"，2021-2022中国计算机科学技术发展报告(电子版), 2023年5月, pp. 1-47.
    25. Chunliu Liao, Yong Xiao, Yun Shao, and Zhufei Chu, " Improved Depth-Aware Circuit Partitioning for Mixed Logic Synthesis", ISEDA' 23, IEEE International Symposium of EDA, May 2023, pp.170-173, Nanjing, China.
    26. Chengyu Ma, Yong Xiao, Yun Shao, and Zhufei Chu, "An Integrated Logic Function Decomposition Flow for XOR-Majority Graphs", ISEDA'23, IEEE International Symposium of EDA, May 2023, pp. 146-149, Nanjing, China. (Honorable Paper Award) ★
    27. 储著飞，潘鸿洋，"基于布尔可满足性的精确逻辑综合综述"，电子与信息学报，2023, 45(1):14-23. (Invited)
    28. Ruibing Zhang, Hongyang Pan, and Zhufei Chu, "Logic Circuit Simulation based on Semi-Tensor Product", CSTIC' 23, China Semiconductor Technology International Conference, June 2023, Shanghai, China.
    29. Kunmei Hu and Zhufei Chu, " CirSAT: An Efficient Circuit-based SAT Solver via Fanout-driven Decision Heuristic", CSTIC' 23, China Semiconductor Technology International Conference, June 2023, Shanghai, China.

      30. 2022

    30. Zhufei Chu, Chuanhe Shang, Tingting Zhang, Yinshui Xia, Lunyao Wang, and Weiqiang Liu, "Efficient Design of Majority-Logic-Based Approximate Arithmetic Circuits", IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Dec. 2022, 30(12):1827-1839.
    31. Qing Wan, Changjin Wan, Huaqiang Wu, Yuchao Yang, Xiaohe Huang, Peng Zhou, Lin Chen, Tian-Yu Wang, Yi Li, Kanhao Xue, Yuhui He, Xiangshui Miao, Xi Li, Chenchen Xie, Houpeng Chen, Zhitang Song, Hong Wang, Yue Hao, Junyao Zhang, Jia Huang, Zheng Yu Ren, Li Qiang Zhu, Jianyu Du, Chen Ge, Yang Liu, Guanglong Ding, Ye Zhou, Su-Ting Han, Guosheng Wang, Xiao Yu, Bing Chen, Zhufei Chu, Lunyao Wang, Yinshui Xia, Chen Mu, Feng Lin, Chixiao Chen, Bojun Cheng, Yannan Xing, Weitao Zeng, Hong Chen, Lei Yu, Giacomo Indiveri and Ning Qiao, "2022 roadmap on neuromorphic devices & applications research in China " (Section 12: Automated synthesis and mapping), Neuromorphic Computing and Engineering, 2022, 2(4): 042501. (Invited)
    32. Chenghao Yang, Yinshui Xia, Zhufei Chu, and Xiaojing Zha "Logic Synthesis Optimization Sequence tuning using RL-based LSTM and Graph Isomorphism Network", IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS-II), Aug. 2022, 69(8):3600-3604.
    33. Peng Liu, Jianguo Ni, and Zhufei Chu, "Wire-crossings Optimization Based on Majority-of-five and XOR-of-three Primitives in QCA ", International Journal of Theoretical Physics, Mar. 2022, 61(3): 1-22.
    34. Xiang He and Zhufei Chu, "Stochastic Circuit Synthesis via Satisfiability", Integration, the VLSI Journal, May 2022, 84:84-91.
    35. Hongwei Zhou, Yong Xiao, Yun Shao, and Zhufei Chu, "Area-aware optimization of XOR-AND Graph based on Reed-Muller logic expansion", CSTIC' 22, China Semiconductor Technology International Conference, Mar 2022, Hangzhou, China.
    36. Liangtao Shi, Yong Xiao, Yun Shao, and Zhufei Chu, "Using Mixed Logic Synthesis Tools in Open-Source FPGA Design Framework", CSTIC' 22, China Semiconductor Technology International Conference, Mar 2022, Hangzhou, China.

      37. 2021

    37. 储著飞，王伦耀，夏银水，"基于多逻辑域的逻辑综合研究进展"，微纳电子与智能制造，2021, 3(2):64-73. (Invited)
    38. Hongyang Pan and Zhufei Chu, "A Semi-Tensor Product Based SAT All Solutions Solver", CCFDAC'21, CCF Integrated Circuit Design and Automation Conference, Oct. 2021, Wuhan, China. (Best Paper Award) ★
    39. Hui-Ming Tian and Zhu-Fei Chu, "Inversion Optimization Strategy based on Primitives with Complement Attributes", Journal of Computer Science and Technology (JCST), Sep. 2021, 36(5):1145-1154.
    40. Xiao-Jing Zha, Yin-Shui Xia, Shang-Luan Xie, and Zhu-Fei Chu, "Defect-Tolerant Mapping of CMOL Circuit Targeting Delay Optimization", Journal of Computer Science and Technology (JCST), Sep. 2021, 36(5):1118-1132.
    41. Jianguo Ni, and Zhufei Chu, "An Efficient Demultiplexer Design in Quantum-dot Cellular Automata", ASICON'21 , IEEE 14th International Conference on ASIC, Oct. 2021, Virtual online.
    42. Chuanhe Shang, and Zhufei Chu, "Design of Majority Logic Based 4-bit Approximate Subtractors and Its Application in Divider ", ASICON'21 , IEEE 14th International Conference on ASIC, Oct. 2021, Virtual online.
    43. Xuan Wang, Zhufei Chu, and Weikang Qian, "MinSC: An Exact Synthesis-Based Method for Minimal Area Stochastic Circuits under Relaxed Error Bound", ICCAD' 21, International Conference On Computer Aided Design, Nov. 2021, Virtual online.
    44. Zhufei Chu, Zeqiang Li, Yinshui Xia, Lunyao Wang, and Weiqiang Liu, "BCD Adder Designs based on Three-Input XOR and Majority Gates", IEEE Transactions on Circuits and Systems II: Express Briefs(TCAS-II), June 2021, 68(6):1942-1946.
    45. Huiming Tian, and Zhufei Chu, "A Novel Toffoli Gate Design Using Quantum-dot Cellular Automata", CSTIC' 21, China Semiconductor Technology International Conference, Mar 2021, Shanghai, China.
    46. Xiang He, and Zhufei Chu, "Stochastic Circuit Design Based on Exact Synthesis", CSTIC' 21, China Semiconductor Technology International Conference, Mar 2021, Shanghai, China.

      47. 2020

    47. Zhufei Chu, Mathias Soeken, Yinshui Xia, Lunyao Wang, and Giovanni De Micheli, "Advanced Functional Decomposition Using Majority and Its Applications", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), August 2020, 39(8):1621-1634.
    48. Huiming Tian, Zhufei Chu, "Inversion Optimization Strategy based on Primitives with Complement Attribute", CCFDAC'20, CCF Integrated Circuit Design and Automation Conference, Aug. 2020, Beijing, China.
    49. Zhufei Chu, Huiming Tian, Zeqiang Li, Yinshui Xia, and Lunyao Wang, "A High-Performance Design of Generalized Pipeline Cellular Array", IEEE Computer Architecture Letters, Jan.-June 1 2020, 19(1):47-50.
    50. Lin Chen, and Zhufei Chu, "Towards Optimal Logic Representations for Implication-based Memristive Circuit", CSTIC' 20, China Semiconductor Technology International Conference, Mar 2020, Shanghai, China.
    51. Zeqi Chen, Jianping Hu, Hao Ye, and Zhufei Chu, "T-Channel Field Effect Transistor with Three Input Terminals (Ti-TcFET)". Micromachines. Jan. 2020, 11(1):64.

      52. 2019

    52. Zhufei Chu, Lei Shi, Lunyao Wang, and Yinshui Xia, " Multi-Objective Algebraic Rewriting in XOR-Majority Graphs", Integration, the VLSI Journal, 69:40-49, Sep. 2019.
    53. Libo Qian, Kefang Qian, Xitao He, Zhufei Chu, Yidie Ye, Ge Shi, and Yinshui Xia, "Through Silicon Via based Capacitor and Its Application in LDO Regulator Design", IEEE Transactions on Very Large Scale Integration Systems (TVLSI), 27(8):1947-1951, 2019.
    54. Zhufei Chu, Winston Haaswijk, Mathias Soeken, Lunyao Wang, Yinshui Xia, and Giovanni De Micheli, "Exact Synthesis of Boolean Functions in Majority-of-five Forms", ISCAS' 19, IEEE International Symposium on Circuits and Systems, May 2019, Sapporo, Japan.
    55. Lei Shi, and Zhufei Chu, "Inversions Optimization in XOR-Majority Graphs with an Application to QCA", CSTIC' 19, China Semiconductor Technology International Conference, Mar 2019, Shanghai, China.
    56. Zhufei Chu, Mathias Soeken, Yinshui Xia, Lunyao Wang and Giovanni De Micheli, "Structural Rewriting in XOR-Majority Graphs ", ASPDAC' 19, Asia and South Pacific Design Automation Conference, Jan 2019, Tokyo, Japan.
    57. Qiuhong Ying, Lunyao Wang, Zhufei Chu, and Yinshui Xia, "Area Optimization of MPRM Circuits Using Approximate Computing", ASICON' 19, International Conference on ASIC, Oct 2019, Chongqing, China.

      58. 2018

    58. Qi Yu, Lunyao Wang, Zhufei Chu, and Yinshui Xia , " Approximate Computing for 4-bit Adder Design ", ICSICT' 18, The 14th International Conference on Solid-State and Integrated Circuit Technology, Oct. 2018, Qingdao, Shandong, China.
    59. Zeqiang Li, Zhufei Chu, Yinshui Xia and Lunyao Wang, "Efficient Design of Decimal Full Adder Using Quantum-dot Cellular Automata ", ICSICT' 18, The 14th International Conference on Solid-State and Integrated Circuit Technology, Oct. 2018, Qingdao, Shandong, China.
    60. Zhufei Chu, Mathias Soeken, Yinshui Xia and Lunyao Wang, "Structural Rewriting in XOR-Majority Graphs ", IWLS' 18, International Workshop on Logic & Synthesis, June 2018, San Francisco, CA, USA.
    61. Zhufei Chu, Mathias Soeken, Yinshui Xia and Giovanni De Micheli, "Functional Decomposition Using Majority", ASPDAC' 18, Asia and South Pacific Design Automation Conference, Jan 2018, Jeju Island, Korea.

      62. 2017

    62. Zhufei Chu, Mathias Soeken, Yinshui Xia and Giovanni De Micheli, "Functional Decomposition Using Majority", IWLS' 17, International Workshop on Logic & Synthesis, June 2017, Austin, TX, USA.
    63. Zhufei Chu, Xifan Tang, Mathias Soeken, Ana Petkovska, Grace Zgheib, Luca Amaru, Yinshui Xia, Paolo Ienne, Giovanni De Micheli and Pierre-Emmanuel Gaillardon, "Improving Circuit Mapping Performance Through MIG-based Synthesis for Carry Chains", GLSVLSI' 17, ACM Great Lakes Symposium on VLSI, May 2017, Banff, Alberta, Canada.
    64. Jibo Wang, Yinshui Xia, Zhufei Chu, and Lunyao Wang, "Fast Cells Defect-Tolerant Mapping Based on Gate Node Interval Selection in CMOL Circuits", Journal of Computer-Aided Design and Computer graphics, 29(1):172-179, Jan 2017. (in Chinese)

      65. 2016

    65. Zhufei Chu, Yinshui Xia, Lunyao Wang and Jian Wang, " Efficient power pad assignment for multi-voltage SoC and its application in floorplanning", International Journal of Circuit Theory and Applications, 44(8): 1533–1550, 2016.
    66. Zhufei Chu, Yinshui Xia and Lunyao Wang, " Multi-supply voltage (MSV) driven SoC floorplanning for fast design convergence ", Integration, the VLSI Journal, 52:335-346, Jan 2016.

      67. 2014

    67. Zhufei Chu, Yinshui Xia, Lunyao Wang and Jian Wang, "Efficient nonrectangular shaped voltage island aware floorplanning with nonrandomized searching engine", Microelectronics Journal, 45(4):382-393, Apr. 2014.
    68. Zhufei Chu, Yinshui Xia, Lunyao Wang, and Jun Zhai "Wire-bonding Power Pad Assignment and Power Mesh Topological Optimization for Multiple Voltage SoC", Journal of Computer-Aided Design and Computer graphics, 26(9):1501-1508, Sep 2014.
    69. Zhufei Chu, Yinshui Xia, Lunyao Wang, " Level shifter planning for timing constrained multi-voltage SoC floorplanning ", GLSVLSI' 14, ACM Great Lakes Symposium on VLSI, May 2014, Houston, USA, pp.329-334.

      70. Before 2014

    70. Zhufei Chu, Yinshui Xia，William N. N. Hung, Xiaoyu Song and Lunyao Wang, “ Timing-driven logic restructuring for nano-hybrid circuits ”, International Journal of Electronics, 100(5):669-685, May 2013.
    71. Zhufei Chu, Yinshui Xia and Lunyao Wang, “Cell mapping for nanohybrid circuit architecture using genetic algorithm”，Journal of Computer Science and Technology, 27(1):113-120, Jan. 2012.
    72. Yinshui Xia, Zhufei Chu, William N. N. Hung, Lunyao Wang and Xiaoyu Song, “An integrated optimization approach for nanohybrid circuit cell mapping ”，IEEE Transactions on Nanotechnology, 10(6):1275-1284, Nov. 2011.
    73. Lunyao Wang, Zhufei Chu, and Yinshui Xia, "Low power state assignment algorithm for FSMs considering peak current optimization", Journal of Computer Science and Technology, 28(6):1054-1062, Nov. 2013.
    74. Zhufei Chu, Yinshui Xia, Lunyao Wang and Jian Wang, "Voltage drop aware power pad assignment and floorplanning for multi-voltage SoC designs", 13th International Conference on Computer-Aided Design and Computer Graphics (CAD/Graphics 2013), Nov. 2013, Hongkong, pp. 87-94.
    75. Zhufei Chu, Yinshui Xia, William N. N. Hung, Lunyao Wang and Xiaoyu Song , “A memetic approach for nanoscale circuit cell mapping”，13th EUROMICRO Conference on Digital System Design (DSD 2010), Sep. 2010, Lille, France.
    76. Zhufei Chu, Yinshui Xia, Lunyao Wang and Meiqun Hu, “CMOL cell assignment based on dynamic interchange”，Proceedings 2009 8th IEEE International Conference on ASIC (ASICON 2009)，Oct. 2009, Changsha, China.
    77. Yinshui Xia, Zhufei Chu, William N. N. Hung, Lunyao Wang and Xiaoyu Song, “CMOL cell assignment by genetic algorithm”，8th IEEE NEWCAS Conference (NEWCAS 2010)，Jun. 2010, Montreal, Canada.
    78. Zhufei Chu, Yinshui Xia and Lunyao Wang, "Fast mapping of Nano/CMOS cells", Journal of Computer-Aided Design and Computer graphics, 23(3):514-520, Mar 2011.
    79. Yinshui Xia, Zhufei Chu, Lunyao Wang, William N N Hung and Xiaoyu Song, "Logic Equivalent Transformation for Nano-meter CMOS Hybrid Circuits", Journal of Electronics and Information Technology, 33(7):1733-1737, July 2011.

    Professional Services

    Links

    Address

    Yuxiu Road 505, Zhenhai, Ningbo, 315211
    Faculty of Electrical Engineering and Computer Science (EECS)
    Ningbo Univeristy, Zhejiang, China